Calculator to determine optimum size of logical gates for minimum delay. it includes connecting wire resistance and capacitance in model for delay calculations. standard gates and user-defined gates allowed. The developer takes no responsibility for errors arising from the use of this application.